{"created":"2023-07-25T10:23:53.766027+00:00","id":1198,"links":{},"metadata":{"_buckets":{"deposit":"053de81b-7c8d-4ea5-a90d-4aeb01f06ec8"},"_deposit":{"created_by":1,"id":"1198","owners":[1],"pid":{"revision_id":0,"type":"depid","value":"1198"},"status":"published"},"_oai":{"id":"oai:hiroshima-cu.repo.nii.ac.jp:00001198","sets":["1:197"]},"author_link":["3763","3756","3757","3754","3755","3759","3753","3760","3761","3762","3764","3758"],"item_10001_biblio_info_7":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2006-10-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"10","bibliographicPageEnd":"789","bibliographicPageStart":"774","bibliographicVolumeNumber":"J89-A","bibliographic_titles":[{"bibliographic_title":"電子情報通信学会論文誌. A, 基礎・境界"}]}]},"item_10001_description_19":{"attribute_name":"フォーマット","attribute_value_mlt":[{"subitem_description":"application/pdf","subitem_description_type":"Other"}]},"item_10001_description_5":{"attribute_name":"抄録","attribute_value_mlt":[{"subitem_description":"マルチポートメモリを現実的なチップ面積で実現する方法として相互結合網と複数のバンクメモリを用いるバンク型マルチポートメモリがある.バンク型マルチポートメモリでは同一バンクに対するアクセス衝突によるランダムアクセスバンド幅の低下を防ぐため,ポート数に比べてバンクメモリの数を多く設定する必要がある.ところがメモリ容量が少ないオンチップシステムへの応用を考えた場合,相互結合網部分のチップ面積がメモリセル部分のチップ面積と比較して相対的に大きくなる危険性がある.そこで,このような問題を解決する一つの方法として,バンク型マルチポートメモリの相互結合網を階層構造化してチップ面積の削減を図る方法が考えられる.しかしながら使用する相互結合網の組合せによるバンク型マルチポートメモリのハードウェア量とアクセスバンド幅との関係が明確になっていない.また単純に階層構造化をすると上位階層と下位階層間のアクセスバンド幅が低下する問題がある.そこで本論文ではこの問題を改善したバンク型マルチポートメモリの構成の提案,及び,階層構造化する相互結合網としてクロスバと閉そく網を用いた場合のバンク型マルチポートメモリのモデル化を行い,ランダムアクセスに対するメモリアクセスバンド幅とトランジスタ数,及び,チップ面積の評価をした.その結果,閉そく網であるEBSFとクロスバを用いて階層構造化する方法がバンド幅に対する面積効率が高いことが分かり,同一のランダムアクセスバンド幅の場合,従来のバンク型マルチポートメモリと比較してチップ面積を約15〜20%小さくできることが分かった.","subitem_description_type":"Abstract"}]},"item_10001_publisher_8":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"電子情報通信学会"}]},"item_10001_relation_17":{"attribute_name":"関連サイト","attribute_value_mlt":[{"subitem_relation_name":[{"subitem_relation_name_text":"http://www.ieice.org/jpn/trans_online/index.html"}],"subitem_relation_type_id":{"subitem_relation_type_id_text":"http://www.ieice.org/jpn/trans_online/index.html","subitem_relation_type_select":"URI"}}]},"item_10001_rights_15":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"copyright©2006 IEICE"}]},"item_10001_source_id_11":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10013345","subitem_source_identifier_type":"NCID"}]},"item_10001_source_id_9":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"09135707","subitem_source_identifier_type":"ISSN"}]},"item_10001_version_type_20":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"井上, 智宏"},{"creatorName":"イノウエ, トモヒロ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3753","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"浅生, 宗隆"},{"creatorName":"アサオ, ムネタカ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3754","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"弘中, 哲夫"},{"creatorName":"ヒロナカ, テツオ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3755","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"谷川, 一哉"},{"creatorName":"タニガワ, カズヤ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3756","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"小出, 哲士"},{"creatorName":"コイデ, テツシ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3757","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"マタウシュ, ハンス ユルゲン"},{"creatorName":"マタウシュ, ハンス ユルゲン","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3758","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"INOUE, Tomohiro","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3759","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"ASAO, Munetaka","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3760","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"HIRONAKA, Tetsuo","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3761","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"TANIGAWA, Kazuya","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3762","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"KOIDE, Tetsushi","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3763","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"MATTAUSCH, Hans Jurgen","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"3764","nameIdentifierScheme":"WEKO"}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2023-02-28"}],"displaytype":"detail","filename":"J89-A_10_774.pdf","filesize":[{"value":"1.9 MB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"J89-A_10_774.pdf","url":"https://hiroshima-cu.repo.nii.ac.jp/record/1198/files/J89-A_10_774.pdf"},"version_id":"b1113401-77e7-41ac-9087-4345d46a0666"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"マルチポートメモリ","subitem_subject_scheme":"Other"},{"subitem_subject":"バンクメモリ","subitem_subject_scheme":"Other"},{"subitem_subject":"相互結合網","subitem_subject_scheme":"Other"},{"subitem_subject":"チップ面積","subitem_subject_scheme":"Other"},{"subitem_subject":"アクセスバンド幅","subitem_subject_scheme":"Other"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"K出力可能な閉そく網と非閉そく網を階層的に用いたバンク型マルチポートメモリの構成と評価","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"K出力可能な閉そく網と非閉そく網を階層的に用いたバンク型マルチポートメモリの構成と評価"},{"subitem_title":"Evaluation of a Hierarchical Bank Based Multi-Port Memory Architecture Using a Multiple Outlets Blocking Network as an Upper Hierarchy and a Non Blocking Network as a Lower Hierarchy","subitem_title_language":"en"}]},"item_type_id":"10001","owner":"1","path":["197"],"pubdate":{"attribute_name":"公開日","attribute_value":"2023-02-28"},"publish_date":"2023-02-28","publish_status":"0","recid":"1198","relation_version_is_last":true,"title":["K出力可能な閉そく網と非閉そく網を階層的に用いたバンク型マルチポートメモリの構成と評価"],"weko_creator_id":"1","weko_shared_id":-1},"updated":"2023-07-25T10:50:52.165814+00:00"}